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Abstract—
The purpose of this paper is to describe the design and
the process used to fabricate NMOS devices. The goal
of the experiment was to design and build the smallest
NMOS transistor that has been fabricated in the SMLF
manufacturing facility. A NMOS transistor is short for
n-channel metal oxide silicon field effect transistor
(NMOSFET or NMOS). NMOS uses electrons as the
majority carrier, a major advantage in terms of device
speed.
The educational reasons for doing this
experiment is to prove the viability of the Canon, being
able to complete multi-layer aligning and to increase
RIT’s ability to process smaller devices.

1. INTRODUCTION
The trend in CMOS technology is to make transistors
smaller. Thus making the transistors faster and use smaller
voltage supplies. Current industry standers for gate widths
are about 0.1 3-microns or less. This trend is quantified by
Moore’s law, which says that device density should double
every 2 years.
According to Moore’s law JUT needs to keep
developing new process with small devices. Currently JUT
has a working process for 3-micron and 1-micron
transistors, but a process that’s sub 1 micron needs to be
developed. As a first step to improve RIT capabilities, this
experiment will give a foundation to design the next
generation of JUT process, by processing .5-micron NMOS
devices.
Figure 1 shows the expected cross section of an NMOS
transistor. The design is a stander transistor with side wall
spacers and low doped drains and sources.
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the small gates and grow the ultra thin oxides. These
problems are going to push RIT’s equipment to their edge
of function ability. The other problem with scaling
devices is the increase chance of seeing short channel
effects. Some of the short channel effects are punch
through, and hot carrier effects. As a result extra process
steps have to be put into the process to minimize the short
channel effects. Examples of these process steps are lowdoped drain, source, and sidewall spaces.
The reason for NMOS devices instead of CMOS
devices is simplification. In a ten-week period it is not
reasonable to design a complete CMOS process, so a
NMOS process will be developed.
Not only will a
process be developed, but also devices will be fabricated
and tested. The tested results will take the form of gate
width measurements and various electrical testing.

2. FABRICATION PROCESS
AND MASK LAYOUT
To achieve this goal a few new process improvements
or changes will have to be made to the JUT standard SubCMOS process. New doping concentrations have to been
calculated to minimize the size of the space charge layer.
Also the gate oxide process has to be enhanced to grow a
thinner gate dielectric. A thinner gate dielectric is needed
to invert the channel. These are just a few of the changes
that will be made. Four mask levels will be needed to
achieve this goal.
The Mask contains two rows of transistors, the 1st row
has scaled gate widths and the 2” row contains fully scaled
devices. The mask layout was designed specifically for
this process, the masks where fabricated in JUT Mask
shop. An image of the mask layout can be found on the
next page labeled figure 2.

Figure 1
Fig 1 a drawing of the expected cross-section of the NMOS
device
—

A challenge is designing the process for scaling
transistors. At a smaller scale it becomes difficult to image
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39.

CVD-~’LTO
Photo-~ Contact Cuts
Etch LTO
Strip resist
Clean (RCA)
Deposit metal
Photo-~ metal
Etch metal
Strip photoresist
Sinter
Test

3. IN-PROCESS RESULTS

Figure 2
Fig 2.
the image of the mask layout used during the
fabrication process
—

The fabrication process I used to fabricate the
devices can be found below. I started
with p-type wafers and my well concentration
was 1E17 cm3.

A four-point probe test was done after the well drive to
verify that the doping concentration of the well was indeed
1e17 cm ~. Figure 3 and 4 show images of active regions
on a die. Figure 3 shows an image of the active region
after the first lithography step. Figure 4 shows the same
region but this time it’s after the field oxide growth.

NMOS
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Implant the entire wafer to create
the P type well
Well drive
Oxide etch
Clean (RCA)
Pad oxide
CVD Nitride
Photo 5Active
Etch Nitride
Strip Photoresist
Implant the Well Stop
Clean (RCA)
Field Oxide growth
Etch nitride
Etch pad oxide
RCA clean
Oxide -?~ Gate IOOA
CVD Poly
Dope the poly Si -~ using solid
source diffusion
Photo-~poly
Etch poly to gate oxide -)using the
Drytek factor recipe
Strip resist
Ion implant low doped drain
Clean RCA
CVD-~’LTO
Anneal
Etch
Ion implant Drain and Source
Anneal

Figure 3

4
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Fig 3 - shows an image of the active region after the first

lithography step

Figure 4
Fig 4 - shows the same region but this time it’s after the field
oxide growth

Do to problems outside my control the wafers were
processed through the gate oxide step. The rest of the
process was simulated for verification of tool settings.
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4. RESULTS AND DISCUSSION
My results from this experiment can be summed up in
a list of accomplishment. These accomplishments are
stepping-stones to the completion of the NMOS devices.
•

•:

0.5 mNMOS Fabrication process was designed and
simulated
Masks Layouts were designed and fabricated
Wafers were processed through the gate oxide step

•

Device electrical tests were designed

•

With this work accomplished I plan to finish the
devices, the work done and the simulation work all leads to
conclusion that I will fabricate the smallest NMOS device
at RIT.

5. CONCLUSION
• Process device simulations gave expected dopings and
~thickness
• ~evice test is expected to show working 0.5jim NMOS

REFERENCES
[1] W.PAIK, et al., VLSITSA, PP39-42, 1991
[2jB. Mi et al., IDEM Tech. Dig., pp8730876
[3]L. Fuller, “The Short Channel MOSFET”, Class notes,
2001
[411. Puchades, “Sub CMOS-Process”, MS Thesis, 2000
[SjL. Fuller, “Advanced CMOS Process Technology”,
Class notes, 2001

ACKNOWLEDGMENTS
The author acknowledges Dr. Lynn Fuller for guidance in
this work and SMFL staff for equipment support.

Sean Houlihan, Woodbury, CT, received B.S in
Microelectronic Engineering from Rochester Institute of
Technology in 2002. He attained co-op work experience at
Ve~co Instruments and CVC. He is attending Graduate
School in Electrical Engineering at RJT Starting in the fall
of 2002

61

